Asynchronous Sar Adc Thesis

The design is fabricated in standard 1P9M 65nm CMOS technology with 1.2V supply.

The active die area is 0.083mm² with full rail-to-rail input swing of 2.4V p-p .

To achieve high speed and high precision, relative to other structures, a pipeline-architecture ADC has an advantage: it can take both accuracy and speed into account.

With the continuous improvement of integrated circuits (IC) manufacture process, the speed limit of the circuit is getting higher and higher.

A 67.4d B SNDR, 78.1d B SFDR, 1.0/-0.9 LSB₁₂ INL and 0.5/-0.7 LSB₁₂ DNL are achieved at 50MS/s at Nyquist rate.

The total power consumption, including the estimated calibration and reference power, is 2.1m W, corresponding to 21.9f J/conv.- step Fo M.This ADC achieves the best Fo M of any ADCs with greater than 10b ENOB and 10MS/s sampling rate.High-speed high-precision analog-to-digital converters (ADCs) are widely used in the fields of image processing, information storage and wireless communication.So the settling time for a multiplying-digital-to-analog-converter (MDAC) is even less.Another issue is that the higher the first-stage resolution is, the larger the gain bandwidth (GBW) requirement is.Your access to the NCBI website at gov has been temporarily blocked due to a possible misuse/abuse situation involving your site.This is not an indication of a security issue such as a virus or attack.The testing speed is limited to 300 MS/s due to the equipment restriction (logic analyzer).So the power supply is reduced to 1.2-V during testing.So pipelined-successive-approximation-register (SAR) ADCs have been introduced to solve this problem.Using an SAR ADC as the sub-ADC in a pipelined ADC instead of a flash ADC can significantly reduce the system complexity.


Comments Asynchronous Sar Adc Thesis

The Latest from ©